|  |  |  |
| --- | --- | --- |
| Name | Level of contribution | Description of contribution |
| Zhang yuliang | 10 | Design and write verilog |
| Zhang jiache | 10 | Discuss and design |
| Gong zimu | 10 | Discuss and design |